

# AMI BIOS POST Codes

# for

# Supermicro

# C7/X9/X10/X11/B9/B10/B1/A1

# Motherboards

# USER'S Guide

Revision 1.0

The information in this user's manual has been carefully reviewed and is believed to be accurate. The vendor assumes no responsibility for any inaccuracies that may be contained in this document, and makes no commitment to update or to keep current the information in this manual, or to notify any person or organization of the updates. Please Note: For the most up-to-date version of this manual, please see our website at www.supermicro.com.

Super Micro Computer, Inc. ("Supermicro") reserves the right to make changes to the product described in this manual at any time and without notice. This product, including software and documentation, is the property of Supermicro and/or its licensors, and is supplied only under a license. Any use or reproduction of this product is not allowed, except as expressly permitted by the terms of said license.

IN NO EVENT WILL SUPER MICRO COMPUTER, INC. BE LIABLE FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL, SPECULATIVE OR CONSEQUENTIAL DAMAGES ARISING FROM THE USE OR INABILITY TO USE THIS PRODUCT OR DOCUMENTATION, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. IN PARTICULAR, SUPER MICRO COMPUTER, INC. SHALL NOT HAVE LIABILITY FOR ANY HARDWARE, SOFTWARE, OR DATA STORED OR USED WITH THE PRODUCT, INCLUDING THE COSTS OF REPAIRING, REPLACING, INTEGRATING, INSTALLING OR RECOVERING SUCH HARDWARE, SOFTWARE, OR DATA.

Any disputes arising between the manufacturer and the customer shall be governed by the laws of Santa Clara County in the State of California, USA. The State of California, County of Santa Clara shall be the exclusive venue for the resolution of any such disputes. Supermicro's total liability for all claims will not exceed the price paid for the hardware product.

Manual Revision 1.0

Release Date: May 15, 2015

Unless you request and receive written permission from Super Micro Computer, Inc., you may not copy any part of this document.

Information in this document is subject to change without notice. Other products and companies referred to herein are trademarks or registered trademarks of their respective companies or mark holders.

Copyright © 2015 by Super Micro Computer, Inc.

All rights reserved.

Printed in the United States of America

### Acknowledgement

This document lists the AMI BIOS POST codes for Supermicro's C7/X9/X10/X11/ B9/B10/B1/A1 motherboards. The contents included in this document are adapted from the AMI Aptio 5.x Status Codes Revision 2.01 published on August 1st, 2014. American Megatrends, Inc. is the legal and sole owner of the publication and is solely responsible for the contents.

This document is used under permission for use granted by American Megatrends, Inc., dated May 14th, 2015. AMI's legal disclaimer, proprietary markings, and copyright information for the Aptio 5.x Status Codes publication are included therein. Please refer to the AMI Copyright Information section and AMI Legal Disclaimer section in this user's guide for details.

## Contacting Supermicro

#### Headquarters

neuuquuiters	
Address:	Super Micro Computer, Inc.
	980 Rock Ave.
	San Jose, CA 95131 U.S.A.
Tel:	+1 (408) 503-8000
Fax:	+1 (408) 503-8008
Email:	marketing@supermicro.com (General Information)
	support@supermicro.com (Technical Support)
Web Site:	www.supermicro.com
Europe	
Address:	Super Micro Computer B.V.
	Het Sterrenbeeld 28, 5215 ML
	's-Hertogenbosch, The Netherlands
Tel:	+31 (0) 73-6400390
Fax:	+31 (0) 73-6416525
Email:	sales@supermicro.nl (General Information)
	support@supermicro.nl (Technical Support)
	rma@supermicro.nl (Customer Support)
Web Site:	www.supermicro.nl
Asia-Pacific	
Address:	Super Micro Computer, Inc.
	3F, No. 150, Jian 1st Rd.
	Zhonghe Dist., New Taipei City 235
	Taiwan (R.O.C)
Tel:	+886-(2) 8226-3990
Fax:	+886-(2) 8226-3992
Email:	support@supermicro.com.tw
Web Site:	www.supermicro.com.tw

## Contacting AMI

#### Headquarters

Address:	5555 Oakbrook Parkway
	Building 200.
	Norcross, Georgia 30093
Tel:	770.246.8600
Technical Support	770.246.8645
Web Site:	www.ami.com

#### AMI San Jose, California, USA

Address:	2880 Zanker Road
	Suite # 352
	San Jose, California 95134
Tel:	408.332.2095

## Table of Contents

Acknowledgement	3
Contacting Supermicro	4
Contacting AMI	5
Table of Contents	6
BIOS POST Codes for C7/X9/X10/X11/B9/B10/B1/A1 Motherboards	9
AMI Aptio 5.x Status Codes	9
AMI Copyright Information	. 16
AMI Legal Disclaimer	. 17

### BIOS POST Codes for C7/X9/X10/X11/B9/B10/B1/A1 Motherboards

Note: The following section lists the AMI Aptio 5.x status codes, which are adapted from the AMI Aptio 5.x Revision 2.01, dated August 1st, 2014. American Megatrends, Inc. is the legal and sole owner of the publication and is solely responsible for the contents. This document is used under permission for use granted by AMI. For information on AMI's product updates, please refer to http://www.ami.com/products/.

### AMI Aptio 5.x Status Codes

Status Code Range	Description
0x01 – 0x0B	SEC execution
0x0C - 0x0F	SEC erros
0x10 - 0x2F	PEI execution up to and including memory detection
0x30 – 0x4F	PEI execution after memory detection
0x50 – 0x5F	PEI errors
0x60 – 0x8F	DXE execution up to BDS
0x90 - 0xCF	BDS execution
0xD0 – 0xDF	DXE errors
0xE0 - 0xE8	S3 Resume (PEI)
0xE9 – 0xEF	S3 Resume errors (PEI)
0xF0 – 0xF8	Recovery (PEI)
0xF9 – 0xFF	Recovery errors (PEI)

#### **Checkpoint Ranges**

### Standard Checkpoints

#### SEC Phase

Status Code	Description
0x00	Not used
Progress Code	5
0x01	Power on. Reset type detection (soft/hard).
0x02	AP initialization before microcode loading
0x03	North Bridge initialization before microcode loading
0x04	South Bridge initialization before microcode loading
0x05	Not Used
0x06	Microcode loading
0x07	AP initialization after microcode loading
0x08	North Bridge initialization after microcode loading
0x09	South Bridge initialization after microcode loading
0x0A	Not Used
0x0B	Cache initialization

SEC Error Codes	
0x0C - 0x0D	Reserved for future AMI SEC error codes
0x0E	Microcode not found
0x0F	Microcode not loaded

#### SEC Beep Codes

None

#### PEI Phase

Status Code	Description	
Progress Codes		
0x10	PEI Core is started	
0x11	Pre-memory CPU initialization is started	
0x12	Pre-memory CPU initialization (CPU module specific)	
0x13	Pre-memory CPU initialization (CPU module specific)	
0x14	Pre-memory CPU initialization (CPU module specific)	
0x15	Pre-memory North Bridge initialization is started	
0x16	Pre-Memory North Bridge initialization (North Bridge module specific)	
0x17	Pre-Memory North Bridge initialization (North Bridge module specific)	
0x18	Pre-Memory North Bridge initialization (North Bridge module specific)	
0x19	Pre-memory South Bridge initialization is started	
0x1A	Pre-memory South Bridge initialization (South Bridge module specific)	
0x1B	Pre-memory South Bridge initialization (South Bridge module specific)	
0x1C	Pre-memory South Bridge initialization (South Bridge module specific)	
0x1D - 0x2A	Not Used	
0x2B	Memory initialization. Serial Presence Detect (SPD) data reading	
0x2C	Memory initialization. Memory presence detection	
0x2D	Memory initialization. Programming memory timing information	
0x2E	Memory initialization. Configuring memory	
0x2F	Memory initialization (other).	
0x30	Reserved for ASL (see ASL Status Codes section below)	
0x31	Memory Installed	
0x32	CPU post-memory initialization is started	
0x33	CPU post-memory initialization. Cache initialization	
0x34	CPU post-memory initialization. Application Processor(s) (AP) initialization	
0x35	CPU post-memory initialization. Boot Strap Processor (BSP) selection	
0x36	CPU post-memory initialization. System Management Mode (SMM) initialization	
0x37	Post-Memory North Bridge initialization is started	

0x38	Post-Memory North Bridge initialization (North Bridge module specific)
0x39	Post-Memory North Bridge initialization (North Bridge module specific)
0x3A	Post-Memory North Bridge initialization (North Bridge module specific)
0x3B	Post-Memory South Bridge initialization is started
0x3C	Post-Memory South Bridge initialization (South Bridge module specific)
0x3D	Post-Memory South Bridge initialization (South Bridge module specific)
0x3E	Post-Memory South Bridge initialization (South Bridge module specific)
0x3F-0x4E	Not Used
0x4F	DXE IPL is started
PEI Error Code	ls
0x50	Memory initialization error. Invalid memory type or incompatible memory speed
0x51	Memory initialization error. SPD reading has failed
0x52	Memory initialization error. Invalid memory size or memory modules do not match.
0x53	Memory initialization error. No usable memory detected
0x54	Unspecified memory initialization error.
0x55	Memory not installed
0x56	Invalid CPU type or Speed
0x57	CPU mismatch
0x58	CPU self test failed or possible CPU cache error
0x59	CPU micro-code is not found or micro-code update is failed
0x5A	Internal CPU error
0x5B	reset PPI is not available
0x5C	PEI phase BMC self-test failure
0x5C-0x5F	Reserved for future AMI error codes
S3 Resume Pre	ogress Codes
0xE0	S3 Resume is stared (S3 Resume PPI is called by the DXE IPL)
0xE1	S3 Boot Script execution
0xE2	Video repost
0xE3	OS S3 wake vector call
0xE4-0xE7	Reserved for future AMI progress codes
S3 Resume Er	ror Codes
0xE8	S3 Resume Failed
0xE9	S3 Resume PPI not Found
0xEA	S3 Resume Boot Script Error
0xEB	S3 OS Wake Error
0xEC-0xEF	Reserved for future AMI error codes

#### **Recovery Progress Codes**

Recovery Progress Codes		
0xF0	Recovery condition triggered by firmware (Auto recovery)	
0xF1	Recovery condition triggered by user (Forced recovery)	
0xF2	Recovery process started	
0xF3	Recovery firmware image is found	
0xF4	Recovery firmware image is loaded	
0xF5-0xF7	Reserved for future AMI progress codes	
Recovery Error Codes		
0xF8	Recovery PPI is not available	
0xF9	Recovery capsule is not found	
0xFA	Invalid recovery capsule	
0xFB – 0xFF	Reserved for future AMI error codes	

٦

#### PEI Beep Codes

# of Beeps	Description
1	Memory not Installed
1	Memory was installed twice (InstallPeiMemory routine in PEI Core called twice)
2	Recovery started
3	DXEIPL was not found
3	DXE Core Firmware Volume was not found
4	Recovery failed
4	S3 Resume failed
7	Reset PPI is not available

#### DXE Phase

Status Code	Description
0x60	DXE Core is started
0x61	NVRAM initialization
0x62	Installation of the South Bridge Runtime Services
0x63	CPU DXE initialization is started
0x64	CPU DXE initialization (CPU module specific)
0x65	CPU DXE initialization (CPU module specific)
0x66	CPU DXE initialization (CPU module specific)
0x67	CPU DXE initialization (CPU module specific)
0x68	PCI host bridge initialization
0x69	North Bridge DXE initialization is started
0x6A	North Bridge DXE SMM initialization is started
0x6B	North Bridge DXE initialization (North Bridge module specific)

0x6C	North Bridge DXE initialization (North Bridge module specific)
0x6D	North Bridge DXE initialization (North Bridge module specific)
0x6E	North Bridge DXE initialization (North Bridge module specific)
0x6F	North Bridge DXE initialization (North Bridge module specific)
0x70	South Bridge DXE initialization is started
0x71	South Bridge DXE SMM initialization is started
0x72	South Bridge devices initialization
0x73	South Bridge DXE Initialization (South Bridge module specific)
0x74	South Bridge DXE Initialization (South Bridge module specific)
0x75	South Bridge DXE Initialization (South Bridge module specific)
0x76	South Bridge DXE Initialization (South Bridge module specific)
0x77	South Bridge DXE Initialization (South Bridge module specific)
0x78	ACPI module initialization
0x79	CSM initialization
0x7A – 0x7F	Reserved for future AMI DXE codes
0x80 – 0x8F	Not Used
0x90	Boot Device Selection (BDS) phase is started
0x91	Driver connecting is started
0x92	PCI Bus initialization is started
0x93	PCI Bus Hot Plug Controller Initialization
0x94	PCI Bus Enumeration
0x95	PCI Bus Request Resources
0x96	PCI Bus Assign Resources
0x97	Console Output devices connect
0x98	Console input devices connect
0x99	Super IO Initialization
0x9A	USB initialization is started
0x9B	USB Reset
0x9C	USB Detect
0x9D	USB Enable
0x9E - 0x9F	Reserved for future AMI codes
0xA0	IDE initialization is started
0xA1	IDE Reset
0xA2	IDE Detect
0xA3	IDE Enable
0xA4	SCSI initialization is started
0xA5	SCSI Reset
0xA6	SCSI Detect
	1

1		
SCSI Enable		
Setup Verifying Password		
Start of Setup		
Reserved for ASL (see ASL Status Codes section below)		
Setup Input Wait		
Reserved for ASL (see ASL Status Codes section below)		
Ready To Boot event		
Legacy Boot event		
Exit Boot Services event		
Runtime Set Virtual Address MAP Begin		
Runtime Set Virtual Address MAP End		
Legacy Option ROM Initialization		
System Reset		
USB hot plug		
PCI bus hot plug		
Clean-up of NVRAM		
Configuration Reset (reset of NVRAM settings)		
Reserved for future AMI codes		
Not Used		
DXE Error Codes		
CPU initialization error		
North Bridge initialization error		
South Bridge initialization error		
Some of the Architectural Protocols are not available		
PCI resource allocation error. Out of Resources		
No Space for Legacy Option ROM		
No Console Output Devices are found		
No Console Input Devices are found		
Invalid password		
Error loading Boot Option (LoadImage returned error)		
Boot Option is failed (StartImage returned error)		
Flash update is failed		
Reset protocol is not available		
DXE phase BMC self-test failure		

#### DXE Beep Codes

# of Beeps	Description
1	Invalid password
4	Some of the Architectural Protocols are not available
5	No Console Output Devices are found
5	No Console Input Devices are found
6	Flash update is failed
7	Reset protocol is not available
8	Platform PCI resource requirements cannot be met

#### ACPI/ASL Checkpoints

Status Code	Description
0x01	System is entering S1 sleep state
0x02	System is entering S2 sleep state
0x03	System is entering S3 sleep state
0x04	System is entering S4 sleep state
0x05	System is entering S5 sleep state
0x10	System is waking up from the S1 sleep state
0x20	System is waking up from the S2 sleep state
0x30	System is waking up from the S3 sleep state
0x40	System is waking up from the S4 sleep state
0xAC	System has transitioned into ACPI mode. Interrupt controller is in PIC mode.
0xAA	System has transitioned into ACPI mode. Interrupt controller is in APIC mode.

## **AMI Copyright Information**



## Aptio 5.x Status Codes

**Checkpoints & Beep Codes for Debugging** 

Document Revision 2.01 Revision Date: August 1<sup>st</sup>, 2014

Public Document Copyright ©2014 American Megatrends, Inc. 5555 Oakbrook Parkway Suite 200 Norcross, GA 30093



### AMI Legal Disclaimer

American Megatrends, Inc. Aptio 5.x Status Codes

# Legal

#### Disclaimer

This publication contains proprietary information which is protected by copyright. No part of this publication may be reproduced, transcribed, stored in a retrieval system, translated into any language or computer language, or transmitted in any form whatsoever without the prior written consent of the publisher, American Megatrends, Inc. American Megatrends, Inc. retains the right to update, change, modify this publication at any time, without notice.

#### For Additional Information

Call American Megatrends, Inc. at 1-800-828-9264 for additional information.

Limitations of Liability

In no event shall American Megatrends be held liable for any loss, expenses, or damages of any kind whatsoever, whether direct, indirect, incidental, or consequential, arising from the design or use of this product or the support materials provided with the product.

#### Limited Warranty

No warranties are made, either expressed or implied, with regard to the contents of this work, its merchantability, or fitness for a particular use. American Megatrends assumes no responsibility for errors and omissions or for the uses made of the material contained herein or reader decisions based on such use.

Trademark and Copyright Acknowledgments

Copyright ©2014

American Megatrends, Inc. 5555 Oakbrook Parkway Suite 200 Norcross, GA 30093

All product names used in this publication are for identification purposes only and are trademarks of their respective companies.

### Notes